Sciweavers

87 search results - page 3 / 18
» Exploiting Postdominance for Speculative Parallelization
Sort
View
IPPS
2003
IEEE
13 years 10 months ago
Improving Speculative Thread-Level Parallelism Through Module Run-Length Prediction
Exploiting speculative thread-level parallelism across modules, e.g., methods, procedures, or functions, have shown promise. However, misspeculations and task creation overhead ar...
Fredrik Warg, Per Stenström
COMAD
2008
13 years 6 months ago
Exploiting Semantics and Speculation for Improving the Performance of Read-only Transactions
A read-only transaction (ROT) does not modify any data. Efforts are being made in the literature to improve the performance of ROTs without correctness and data currency issues. T...
Thirumalaisamy Ragunathan, P. Krishna Reddy
ISCA
1998
IEEE
135views Hardware» more  ISCA 1998»
13 years 9 months ago
Confidence Estimation for Speculation Control
Modern processors improve instruction level parallelism by speculation. The outcome of data and control decisions is predicted, and the operations are speculatively executed and o...
Dirk Grunwald, Artur Klauser, Srilatha Manne, Andr...
ICPPW
2005
IEEE
13 years 11 months ago
Speculative Parallel Threading Architecture and Compilation
Thread-level speculation is a technique that brings thread-level parallelism beyond the data-flow limit by executing a piece of code ahead of time speculatively before all its inp...
Xiao-Feng Li, Zhao-Hui Du, Chen Yang, Chu-Cheow Li...
PLDI
2012
ACM
11 years 7 months ago
Effective parallelization of loops in the presence of I/O operations
Software-based thread-level parallelization has been widely studied for exploiting data parallelism in purely computational loops to improve program performance on multiprocessors...
Min Feng, Rajiv Gupta, Iulian Neamtiu