Sciweavers

9 search results - page 1 / 2
» Fast Electrical Correction Using Resizing and Buffering
Sort
View
ASPDAC
2007
ACM
89views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Fast Electrical Correction Using Resizing and Buffering
Current design methodologies are geared towards meeting different design criteria, such as delay, area or power. However, in order to correctly identify the critical parts of a cir...
Shrirang K. Karandikar, Charles J. Alpert, Mehmet ...
STORAGESS
2005
ACM
13 years 10 months ago
An electric fence for kernel buffers
Improper access of data buffers is one of the most common errors in programs written in assembler, C, C++, and several other languages. Existing programs and OSs frequently acces...
Nikolai Joukov, Aditya Kashyap, Gopalan Sivathanu,...
ASPDAC
2005
ACM
107views Hardware» more  ASPDAC 2005»
13 years 7 months ago
Making fast buffer insertion even faster via approximation techniques
Abstract— As technology scales to 0.13 micron and below, designs are requiring buffers to be inserted on interconnects of even moderate length for both critical paths and fixing...
Zhuo Li, Cliff C. N. Sze, Charles J. Alpert, Jiang...
ML
2010
ACM
142views Machine Learning» more  ML 2010»
13 years 3 months ago
Fast adaptive algorithms for abrupt change detection
We propose two fast algorithms for abrupt change detection in streaming data that can operate on arbitrary unknown data distributions before and after the change. The first algor...
Daniel Nikovski, Ankur Jain
FPGA
2001
ACM
123views FPGA» more  FPGA 2001»
13 years 9 months ago
Mixing buffers and pass transistors in FPGA routing architectures
The routing architecture of an FPGA consists of the length of the wires, the type of switch used to connect wires (buffered, unbuffered, fast or slow) and the topology of the inte...
Mike Sheng, Jonathan Rose