Sciweavers

99 search results - page 20 / 20
» Fault Attacks on Combiners with Memory
Sort
View
VEE
2009
ACM
146views Virtualization» more  VEE 2009»
13 years 11 months ago
Achieving 10 Gb/s using safe and transparent network interface virtualization
: © Achieving 10 Gb/s using Safe and Transparent Network Interface Virtualization Kaushik Kumar Ram, Jose Renato Santos, Yoshio Turner, Alan L. Cox, Scott Rixner HP Laboratories H...
Kaushik Kumar Ram, Jose Renato Santos, Yoshio Turn...
MICRO
2009
IEEE
124views Hardware» more  MICRO 2009»
13 years 11 months ago
ZerehCache: armoring cache architectures in high defect density technologies
Aggressive technology scaling to 45nm and below introduces serious reliability challenges to the design of microprocessors. Large SRAM structures used for caches are particularly ...
Amin Ansari, Shantanu Gupta, Shuguang Feng, Scott ...
ASPLOS
2006
ACM
13 years 10 months ago
Ultra low-cost defect protection for microprocessor pipelines
The sustained push toward smaller and smaller technology sizes has reached a point where device reliability has moved to the forefront of concerns for next-generation designs. Sil...
Smitha Shyam, Kypros Constantinides, Sujay Phadke,...
CORR
2010
Springer
206views Education» more  CORR 2010»
13 years 4 months ago
Detecting Anomalous Process Behaviour using Second Generation Artificial Immune Systems
Abstract. Artificial immune systems (AISs) are problem-solving systems inspired by the biological immune system. They have been successfully applied to a number of problem domains ...
Jamie Twycross, Uwe Aickelin, Amanda M. Whitbrook