Sciweavers

13 search results - page 2 / 3
» Fault Diagnosis in Integrated Circuits with BIST
Sort
View
DATE
2010
IEEE
185views Hardware» more  DATE 2010»
13 years 10 months ago
Fault diagnosis of analog circuits based on machine learning
— We discuss a fault diagnosis scheme for analog integrated circuits. Our approach is based on an assemblage of learning machines that are trained beforehand to guide us through ...
Ke Huang, Haralampos-G. D. Stratigopoulos, Salvado...
ASPDAC
2007
ACM
144views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Design Methodology for 2.4GHz Dual-Core Microprocessor
This paper presents a design methodology that was applied to the design of a 2.4GHz dual-core SPARC64TM microprocessor with 90nm CMOS technology. It focuses on the newly adopted t...
Noriyuki Ito, Hiroaki Komatsu, Akira Kanuma, Akihi...
JCP
2006
92views more  JCP 2006»
13 years 5 months ago
A Novel Pulse Echo Correlation Tool for Transmission Path Testing and Fault Diagnosis
Abstract-- In this paper a novel pulse sequence testing methodology is presented [22] as an alternative to Time Domain Reflectometry (TDR) for transmission line health condition mo...
David M. Horan, Richard A. Guinee
AAAI
1996
13 years 6 months ago
Qualitative Multiple-Fault Diagnosis of Continuous Dynamic Systems Using Behavioral Modes
Most model-based diagnosis systems, such as GDE and Sherlock, have concerned discrete, static systems such as logic circuits and use simple constraint propagation to detect incons...
Siddarth Subramanian, Raymond J. Mooney
DAC
2005
ACM
13 years 7 months ago
Response compaction with any number of unknowns using a new LFSR architecture
This paper presents a new test response compaction technique with any number of unknown logic values (X’s) in the test response bits. The technique leverages an X-tolerant respo...
Erik H. Volkerink, Subhasish Mitra