Sciweavers

19 search results - page 2 / 4
» Fault Tolerant Network on Chip Switching With Graceful Perfo...
Sort
View
DATE
2008
IEEE
109views Hardware» more  DATE 2008»
13 years 11 months ago
Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation
— Market and customer demands have continued to push the limits of CMOS performance. At-speed test has become a common method to ensure these high performance chips are being shi...
Jeremy Lee, Sumit Narayan, Mike Kapralos, Mohammad...
DSN
2004
IEEE
13 years 8 months ago
Improving System Dependability with Functional Alternatives
We present the concept of alternative functionality for improving dependability in distributed embedded systems. Alternative functionality is a mechanism that complements traditio...
Charles P. Shelton, Philip Koopman
IPPS
2002
IEEE
13 years 9 months ago
A Limited-Global Fault Information Model for Dynamic Routing in 2-D Meshes
In this paper, a fault-tolerant routing in 2-D meshes with dynamic faults is provided. It is based on an early work on minimal routing in 2-D meshes with static faults. Unlike man...
Zhen Jiang, Jie Wu
SIGCOMM
2009
ACM
13 years 11 months ago
BCube: a high performance, server-centric network architecture for modular data centers
This paper presents BCube, a new network architecture specifically designed for shipping-container based, modular data centers. At the core of the BCube architecture is its serve...
Chuanxiong Guo, Guohan Lu, Dan Li, Haitao Wu, Xuan...
GECCO
2008
Springer
161views Optimization» more  GECCO 2008»
13 years 5 months ago
An evolutionary design technique for collective communications on optimal diameter-degree networks
Scheduling collective communications (CC) in networks based on optimal graphs and digraphs has been done with the use of the evolutionary techniques. Inter-node communication patt...
Jirí Jaros, Vaclav Dvorak