Sciweavers

12 search results - page 3 / 3
» Fault simulation of interconnect opens in digital CMOS circu...
Sort
View
MICRO
2008
IEEE
208views Hardware» more  MICRO 2008»
14 years 10 days ago
Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology
— As semiconductor processing techniques continue to scale down, transient faults, also known as soft errors, are increasingly becoming a reliability threat to high-performance m...
Wangyuan Zhang, Tao Li
PATMOS
2007
Springer
14 years 2 days ago
Soft Error-Aware Power Optimization Using Gate Sizing
—Power consumption has emerged as the premier and most constraining aspect in modern microprocessor and application-specific designs. Gate sizing has been shown to be one of the...
Foad Dabiri, Ani Nahapetian, Miodrag Potkonjak, Ma...