Sciweavers

163 search results - page 1 / 33
» Features of Future Network Processor Architectures
Sort
View
JVA
2006
IEEE
13 years 10 months ago
Features of Future Network Processor Architectures
As network applications are becoming increasingly sophisticated and internet traffic is getting heavier, future network processors must continue processing computation-intensive ...
Kyueun Yi, Jean-Luc Gaudiot
VLSISP
2008
129views more  VLSISP 2008»
13 years 4 months ago
Architecture and Evaluation of an Asynchronous Array of Simple Processors
Abstract-- This paper presents the architecture of an Asynchronous Array of simple Processors (AsAP), and evaluates its key architectural features as well as its performance and en...
Zhiyi Yu, Michael J. Meeuwsen, Ryan W. Apperson, O...
NOCS
2007
IEEE
13 years 11 months ago
Implementation and Evaluation of a Dynamically Routed Processor Operand Network
— Microarchitecturally integrated on-chip networks, or micronets, are candidates to replace busses for processor component interconnect in future processor designs. For micronets...
Paul Gratz, Karthikeyan Sankaralingam, Heather Han...
VLSID
2001
IEEE
144views VLSI» more  VLSID 2001»
14 years 5 months ago
Next Generation Network Processors
Networking hardware manufacturers face the dual demands of supporting ever increasing bandwidth requirements, while also delivering new features, such as the ability to implement ...
Deepak Kataria
ICC
2009
IEEE
139views Communications» more  ICC 2009»
13 years 2 months ago
Distributed Intrusion Detection with Intelligent Network Interfaces for Future Networks
Abstract--Intrusion detection remains an important and challenging task in current and next generation networks (NGN). Emerging technologies such as multi-core processors and virtu...
Yan Luo, Ke Xiang, Jie Fan, Chunhui Zhang