Sciweavers

38 search results - page 8 / 8
» File system access from reconfigurable FPGA hardware process...
Sort
View
MSS
2000
IEEE
182views Hardware» more  MSS 2000»
13 years 10 months ago
A Blueprint for Representation Information in the OAIS Model
The CEDARS∗ project within UK academia seeks to develop a demonstrator system to recommend techniques for long-term storage of digital data primarily within the research library...
David Holdsworth, Derek M. Sergeant
CASES
2007
ACM
13 years 9 months ago
Rethinking custom ISE identification: a new processor-agnostic method
The last decade has witnessed the emergence of the Application Specific Instruction-set Processor (ASIP) as a viable platform for embedded systems. Extensible ASIPs allow the user...
Ajay K. Verma, Philip Brisk, Paolo Ienne
ASPDAC
1995
ACM
103views Hardware» more  ASPDAC 1995»
13 years 9 months ago
A scheduling algorithm for multiport memory minimization in datapath synthesis
- In this paper, we present a new scheduling algorithms that generates area-efficient register transfer level datapaths with multiport memories. The proposed scheduling algorithm a...
Hae-Dong Lee, Sun-Young Hwang