Sciweavers

575 search results - page 1 / 115
» Formal Coverification of Embedded Systems Using Model Checki...
Sort
View
EUROMICRO
2000
IEEE
13 years 9 months ago
Formal Coverification of Embedded Systems Using Model Checking
The complexity of embedded systems is increasing rapidly. In consequence, new verification techniques that overcome the limitations of traditional methods and are suitable for har...
Luis Alejandro Cortés, Petru Eles, Zebo Pen...
COMPSAC
2007
IEEE
13 years 8 months ago
Unified Property Specification for Hardware/Software Co-Verification
Hardware/software co-verification is becoming an indispensable tool for building highly trustworthy embedded systems. A stumbling block to effective co-verification using model ch...
Fei Xie, Huaiyu Liu
VLSID
2003
IEEE
180views VLSI» more  VLSID 2003»
14 years 4 months ago
Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems
Most verification tools and methodologies such as model checking, equivalence checking, hardware verification, software verification, and hardware-software coverification often fl...
Pao-Ann Hsiung, Shu-Yu Cheng
DSD
2005
IEEE
116views Hardware» more  DSD 2005»
13 years 10 months ago
Validation of Embedded Systems Using Formal Method Aided Simulation
This paper proposes a validation approach, based on simulation, which addresses problems related to both state space explosion of formal methods and low coverage of informal metho...
Daniel Karlsson, Petru Eles, Zebo Peng
RTCSA
2006
IEEE
13 years 10 months ago
Hardware-Software Codesign of Multimedia Embedded Systems: the PeaCE
Hardware/software codesign involves various design problems including system specification, design space exploration, hardware/software co-verification, and system synthesis. A co...
Soonhoi Ha, Choonseung Lee, Youngmin Yi, Seongnam ...