Sciweavers

1446 search results - page 289 / 290
» Formal analysis of hardware requirements
Sort
View
PDPTA
2003
13 years 6 months ago
An Interactive Tuning Support for Processor Allocation of Data-Driven Realtime Programs
This paper presents the effectiveness of an interactive support facility to tune processor allocation of data-driven realtime programs on CUE (Coordinating Users’ requirements an...
Yasuhiro Wabiko, Hiroaki Nishikawa
NIPS
1996
13 years 6 months ago
Neural Models for Part-Whole Hierarchies
We present a connectionist method for representing images that explicitlyaddresses their hierarchicalnature. It blends data fromneuroscience about whole-object viewpoint sensitive...
Maximilian Riesenhuber, Peter Dayan
TCAD
2008
114views more  TCAD 2008»
13 years 5 months ago
Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management
Three-dimensional integration has the potential to improve the communication latency and integration density of chip-level multiprocessors (CMPs). However, the stacked highpower de...
Changyun Zhu, Zhenyu (Peter) Gu, Li Shang, Robert ...
JOIN
2007
96views more  JOIN 2007»
13 years 5 months ago
Universal Routing and Performance Assurance for Distributed Networks
In this paper, we show that universal routing can be achieved with low overhead in distributed networks. The validity of our results rests on a new network called the fat-stack. W...
Kevin F. Chen, Edwin Hsing-Mean Sha
FGCS
2010
84views more  FGCS 2010»
13 years 3 months ago
System-level virtualization research at Oak Ridge National Laboratory
System-level virtualization is today enjoying a rebirth, after first gaining popularity in the 1970s as a technique to effectively share what were then considered large computin...
Stephen L. Scott, Geoffroy Vallée, Thomas N...