Sciweavers

7 search results - page 2 / 2
» Gate sizing by Lagrangian relaxation revisited
Sort
View
DAC
2005
ACM
13 years 7 months ago
Efficient and accurate gate sizing with piecewise convex delay models
We present an efficient and accurate gate sizing tool that employs a novel piecewise convex delay model, handling both rise and fall delays, for static CMOS gates. The delay model...
Hiran Tennakoon, Carl Sechen
ASPDAC
2007
ACM
121views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks
Power supply noise increases the circuit delay, which may lead to performance failure of a design. Decoupling capacitance (decap) addition is effective in reducing the power suppl...
Sanjay Pant, David Blaauw