Sciweavers

38 search results - page 1 / 8
» Generation of Synthetic Sequential Benchmark Circuits
Sort
View
FPGA
1997
ACM
145views FPGA» more  FPGA 1997»
13 years 9 months ago
Generation of Synthetic Sequential Benchmark Circuits
Programmable logic architectures increase in capacity before commercial circuits are designed for them, yielding a distinct problem for FPGA vendors: how to test and evaluate the ...
Michael D. Hutton, Jonathan Rose, Derek G. Corneil
TCAD
2002
145views more  TCAD 2002»
13 years 4 months ago
Automatic generation of synthetic sequential benchmark circuits
The design of programmable logic architectures and supporting computer-aided design tools fundamentally requires both a good understanding of the combinatorial nature of netlist gr...
Michael D. Hutton, Jonathan Rose, Derek G. Corneil
IPPS
2009
IEEE
13 years 11 months ago
Generation of Synthetic Floating-Point benchmark circuits
Synthetic Floating-Point (SFP), a synthetic benchmark generator program for floating-point circuits is presented. SFP consists of two independent modules for characterisation and...
T. Chun Pong Chau, S. Man Ho Ho, Philip H. W. Leon...
ISPD
1999
ACM
98views Hardware» more  ISPD 1999»
13 years 9 months ago
Towards synthetic benchmark circuits for evaluating timing-driven CAD tools
For the development and evaluation of CAD-tools for partitioning, floorplanning, placement, and routing of digital circuits, a huge amount of benchmark circuits with suitable cha...
Dirk Stroobandt, Peter Verplaetse, Jan Van Campenh...
TCAD
1998
81views more  TCAD 1998»
13 years 4 months ago
Characterization and parameterized generation of synthetic combinational benchmark circuits
Michael D. Hutton, Jonathan Rose, Jerry P. Grossma...