Sciweavers

27 search results - page 6 / 6
» Hardware Synthesis for Asynchronous Communications Mechanism...
Sort
View
CAV
2001
Springer
154views Hardware» more  CAV 2001»
13 years 9 months ago
Automated Verification of a Randomized Distributed Consensus Protocol Using Cadence SMV and PRISM
We consider the randomized consensus protocol of Aspnes and Herlihy for achieving agreement among N asynchronous processes that communicate via read/write shared registers. The alg...
Marta Z. Kwiatkowska, Gethin Norman, Roberto Segal...
VLSID
1999
IEEE
101views VLSI» more  VLSID 1999»
13 years 9 months ago
Formal System Design Based on the Synchrony Hypothesis, Functional Models and Skeletons
Formal approaches to HW and system design have not been generally adopted, because designers often view the modelling concepts in these approaches as unsuitable for their problems...
Ingo Sander, Axel Jantsch