VLSID 1999 - PDF Preprint Papers

VLSID 1999 International Conference on VLSI Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSID-1999 Paper

click to vote

VLSID
1999
IEEE

139views VLSI» more VLSID 1999»

Processor Modeling for Hardware Software Codesign

13 years 8 months ago

Download www.cse.iitk.ac.in

In hardware - software codesign paradigm often a performance estimation of the system is needed for hardware - software partitioning. The tremendous growth of application specific...

V. Rajesh, Rajat Moona

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	139	Processor Modeling for Hardware Software Codesign	claim
2	122	Formal Verification of an ARM Processor	claim
3	111	A New Approach for CMOS Op-Amp Synthesis	claim
4	104	Interconnect Optimization Strategies for High-Performance VLSI Designs	claim
5	103	POWERTEST: A Tool for Energy Conscious Weighted Random Pattern Testing	claim
6	102	A Low-Power Wireless Camera System	claim
7	101	Formal System Design Based on the Synchrony Hypothesis, Functional Models and Skeletons	claim
8	100	Improved Effective Capacitance Computations for Use in Logic and Layout Optimization	claim
9	100	Satisfiability-Based Detailed FPGA Routing	claim
10	99	Array Index Allocation under Register Constraints in DSP Programs	claim
11	97	A New Methodology for Concurrent Technology Development and Cell Library Optimization	claim
12	97	Improving Area Efficiency of Residue Number System based Implementation of DSP Algorithms	claim
13	93	Spec-Based Repeater Insertion and Wire Sizing for On-chip Interconnect	claim
14	91	Timed Circuit Synthesis Using Implicit Methods	claim
15	88	New and Exact Filling Algorithms for Layout Density Control	claim
16	87	Digital Circuit Design for Minimum Transient Energy and a Linear Programming Method	claim
17	87	Optimal Retiming for Initial State Computation	claim
18	86	Multi-Valued Logic Synthesis	claim
19	64	Exact Output Response Computation of RC Interconnects under Polynomial Input Waveforms	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers