Sciweavers

19 search results - page 4 / 4
» Hardware implementation of a high speed self-synchronizing c...
Sort
View
ISCAS
2005
IEEE
185views Hardware» more  ISCAS 2005»
13 years 10 months ago
2 GHz 8-bit CMOS ROM-less direct digital frequency synthesizer
—This paper presents a 2GHz 8-bit CMOS ROM-less direct digital frequency synthesizer (DDFS). Nonlinear current steering digital to analog converter (DAC) has been utilized to con...
Xuefeng Yu, Foster F. Dai, Yin Shi, Ronghua Zhu
ISCAS
2003
IEEE
235views Hardware» more  ISCAS 2003»
13 years 10 months ago
Enhanced chaotic image encryption algorithm based on Baker's map
Imaging has gained importance due to the improvements of performances in computer speed, media storage and network bandwidth. Along with this advancement, the fundamental issue of...
Mazleena bt. Salleh, Subariah bt. Ibrahim, I. F. I...
INTEGRATION
2007
100views more  INTEGRATION 2007»
13 years 4 months ago
A fast pipelined multi-mode DES architecture operating in IP representation
The Data Encryption Standard (DES) is a cipher that is still used in a broad range of applications, from smartcards, where it is often implemented as a tamperresistant embedded co...
Sylvain Guilley, Philippe Hoogvorst, Renaud Pacale...
ISPASS
2007
IEEE
13 years 11 months ago
Accelerating Full-System Simulation through Characterizing and Predicting Operating System Performance
The ongoing trend of increasing computer hardware and software complexity has resulted in the increase in complexity and overheads of cycle-accurate processor system simulation, e...
Seongbeom Kim, Fang Liu, Yan Solihin, Ravi R. Iyer...