Sciweavers

355 search results - page 1 / 71
» Hardware implementation of a novel genetic algorithm
Sort
View
IJON
2007
80views more  IJON 2007»
13 years 4 months ago
Hardware implementation of a novel genetic algorithm
—This paper presents a novel genetic algorithm, termed the Optimum Individual Monogenetic Algorithm (OIMGA) and describes its hardware implementation. As the monogenetic strategy...
Z. Zhu, D. J. Mulvaney, Vassilios A. Chouliaras
GECCO
2007
Springer
268views Optimization» more  GECCO 2007»
13 years 11 months ago
Synthesis of analog filters on an evolvable hardware platform using a genetic algorithm
This work presents a novel approach to filter synthesis on a field programmable analog array (FPAA) architecture using a genetic algorithm (GA). First, a Matlab model of the FPA...
Joachim Becker, Stanis Trendelenburg, Fabian Henri...
ICES
2005
Springer
195views Hardware» more  ICES 2005»
13 years 10 months ago
Intrinsic Evolution of Sorting Networks: A Novel Complete Hardware Implementation for FPGAs
A specialized architecture was developed and evaluated to evolve relatively large sorting networks in an ordinary FPGA. Genetic unit and fitness function are also implemented on t...
Jan Korenek, Lukás Sekanina
CODES
2004
IEEE
13 years 8 months ago
A novel deadlock avoidance algorithm and its hardware implementation
This paper proposes a novel Deadlock Avoidance Algorithm (DAA) and its hardware implementation, the Deadlock Avoidance Unit (DAU), as an Intellectual Property (IP) core that provi...
Jaehwan Lee, Vincent John Mooney III
FCCM
2006
IEEE
404views VLSI» more  FCCM 2006»
13 years 11 months ago
General Architecture for Hardware Implementation of Genetic Algorithm
Tatsuhiro Tachibana, Yoshihiro Murata, Naoki Shiba...