Sciweavers

Share
CODES   2004 International Workshop on Hardware/Software Co-Design
Wall of Fame | Most Viewed CODES-2004 Paper
CODES
2004
IEEE
9 years 1 months ago
Analytical models for leakage power estimation of memory array structures
There is a growing need for accurate power models at the system level. Memory structures such as caches, Branch Target Buffers (BTBs), and register files occupy significant area i...
Mahesh Mamidipaka, Kamal S. Khouri, Nikil D. Dutt,...
Disclaimer and Copyright Notice
Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
IdReadViewsTitleStatus
1Download preprint from source167
2Download preprint from source162
3Download preprint from source149
4Download preprint from source147
5Download preprint from source144
6Download preprint from source143
7Download preprint from source132
8Download preprint from source132
9Download preprint from source128
10Download preprint from source124
11Download preprint from source118
12Download preprint from source112
13Download preprint from source111
14Download preprint from source110
15Download preprint from source110
16Download preprint from source109
17Download preprint from source109
18Download preprint from source105
19Download preprint from source103
20Download preprint from source103
21Download preprint from source100
22Download preprint from source93
23Download preprint from source92
24Download preprint from source89
25Download preprint from source79
26Download preprint from source71
books