Sciweavers

58 search results - page 1 / 12
» Hardware implementation of evolutionary digital filters
Sort
View
ISCAS
2005
IEEE
143views Hardware» more  ISCAS 2005»
13 years 10 months ago
Design and FPGA implementation of a structure of evolutionary digital filters for hardware implementation
— In this paper, we design and implement an improved hardware-based evolutionary digital filter (EDF) version 2. The EDF is an adaptive digital filter which is controlled by ad...
Masahide Abe, Hiroki Arai, Masayuki Kawamata
ISCAS
2003
IEEE
86views Hardware» more  ISCAS 2003»
13 years 10 months ago
Hardware implementation of evolutionary digital filters
Masahide Abe, Masayuki Kawamata
EH
2002
IEEE
104views Hardware» more  EH 2002»
13 years 9 months ago
Evolvable Hardware for the Generation of Sequential Filter Circuits
Evolutionary algorithms (EAs) are regularly used both for the solution of scheduling problems, and for the creation of digital circuit designs. This paper describes a unified app...
Robert Thomson, Tughrul Arslan
EH
2003
IEEE
138views Hardware» more  EH 2003»
13 years 10 months ago
Implementing Evolution of FIR-Filters Efficiently in an FPGA
Reconfigurable hardware devices make it possible to change the topology of electronic circuits at runtime. Using reconfigurable devices as a platform for Evolvable hardware (EHW) ...
Knut Arne Vinger, Jim Torresen
WCE
2007
13 years 6 months ago
VHDL Implementation of Multiplierless, High Performance DWT Filter Bank
—The JPEG 2000 image coding standard employs the biorthogonal 9/7 wavelet for lossy compression. The performance of hardware implementation of 9/7-filter bank depends on accuracy...
M. M. Aswale, R. B. Patil