Sciweavers

6 search results - page 2 / 2
» Hardware-assisted simulated annealing with application for f...
Sort
View
DAC
2008
ACM
14 years 6 months ago
Enhancing timing-driven FPGA placement for pipelined netlists
FPGA application developers often attempt to use pipelining, Cslowing and retiming to improve the performance of their designs. Unfortunately, such registered netlists present a f...
Kenneth Eguro, Scott Hauck