Sciweavers

233 search results - page 3 / 47
» Implementing Signatures for Transactional Memory
Sort
View
IEEEPACT
2006
IEEE
13 years 11 months ago
Testing implementations of transactional memory
Transactional memory is an attractive design concept for scalable multiprocessors because it offers efficient lock-free synchronization and greatly simplifies parallel software....
Chaiyasit Manovit, Sudheendra Hangal, Hassan Chafi...
ISCA
2006
IEEE
142views Hardware» more  ISCA 2006»
13 years 11 months ago
Bulk Disambiguation of Speculative Threads in Multiprocessors
Transactional Memory (TM), Thread-Level Speculation (TLS), and Checkpointed multiprocessors are three popular architectural techniques based on the execution of multiple, cooperat...
Luis Ceze, James Tuck, Josep Torrellas, Calin Casc...
EUROPAR
2007
Springer
13 years 12 months ago
Hardware Transactional Memory with Operating System Support, HTMOS
Abstract. Hardware Transactional Memory (HTM) gives software developers the opportunity to write parallel programs more easily compared to any previous programming method, and yiel...
Sasa Tomic, Adrián Cristal, Osman S. Unsal,...
JUCS
2010
129views more  JUCS 2010»
13 years 4 months ago
An Extensible Interpreter Framework for Software Transactional Memory
: Software transactional memory (STM) is a new approach for coordinating concurrent threads, for which many different implementation strategies are currently being researched. In ...
Charlotte Herzeel, Pascal Costanza, Theo D'Hondt
SPAA
2009
ACM
14 years 6 months ago
Inherent limitations on disjoint-access parallel implementations of transactional memory
Transactional memory (TM) is a promising approach for designing concurrent data structures, and it is essential to develop better understanding of the formal properties that can b...
Hagit Attiya, Eshcar Hillel, Alessia Milani