IEEEPACT 2006 - PDF Preprint Papers

IEEEPACT 2006 International Conference on Parallel Architectures and Compilation Techniques

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed IEEEPACT-2006 Paper

click to vote

IEEEPACT
2006
IEEE

175views Distributed And Parallel Com...» more IEEEPACT 2006»

Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource

13 years 11 months ago

Download www.cs.virginia.edu

As chip multiprocessors (CMPs) become increasingly mainstream, architects have likewise become more interested in how best to share a cache hierarchy among multiple simultaneous t...

Lisa R. Hsu, Steven K. Reinhardt, Ravishankar R. I...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	175	Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource	claim
2	169	A two-phase escape analysis for parallel java programs	claim
3	164	Compiling for stream processing	claim
4	151	Testing implementations of transactional memory	claim
5	145	Fast, automatic, procedure-level performance tuning	claim
6	143	Adaptive reorder buffers for SMT processors	claim
7	128	An empirical evaluation of chains of recurrences for array dependence testing	claim
8	128	Architectural support for operating system-driven CMP cache management	claim
9	126	Two-level mapping based cache index selection for packet forwarding engines	claim
10	124	Whole-program optimization of global variable layout	claim
11	119	Prematerialization: reducing register pressure for free	claim
12	116	Experiences with MapReduce, an abstraction for large-scale computation	claim
13	108	Branch predictor guided instruction decoding	claim
14	104	Complexity-based program phase analysis and classification	claim
15	101	Performance prediction based on inherent program similarity	claim
16	100	Overlapping dependent loads with addressless preload	claim
17	99	Program generation for the all-pairs shortest path problem	claim
18	99	Hardware support for spin management in overcommitted virtual machines	claim
19	96	A low-cost memory remapping scheme for address bus protection	claim
20	94	Challenges and opportunities in the post single-thread-processor era	claim
21	91	Core architecture optimization for heterogeneous chip multiprocessors	claim
22	91	Combining analytical and empirical approaches in tuning matrix transposition	claim
23	91	Region array SSA	claim
24	86	Self-checking instructions: reducing instruction redundancy for concurrent error detection	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers