Sciweavers

18 search results - page 2 / 4
» Improving the Throughput of Synchronization by Insertion of ...
Sort
View
CN
2004
110views more  CN 2004»
13 years 4 months ago
TCP and UDP performance for Internet over optical packet-switched networks
A strong candidate for the future Internet core is optical packet-switched (OPS) network. In this paper, we study the impact of mechanisms as employed in OPS networks on the perfo...
Jingyi He, S.-H. Gary Chan
ISCA
2008
IEEE
114views Hardware» more  ISCA 2008»
13 years 11 months ago
Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks
Future chip multiprocessors (CMPs) may have hundreds to thousands of threads competing to access shared resources, and will require quality-of-service (QoS) support to improve sys...
Jae W. Lee, Man Cheuk Ng, Krste Asanovic
INFOCOM
2010
IEEE
13 years 3 months ago
DAC: Distributed Asynchronous Cooperation for Wireless Relay Networks
—Cooperative relay is a communication paradigm that aims to realize the capacity of multi-antenna arrays in a distributed manner. However, the symbol-level synchronization requir...
Xinyu Zhang, Kang G. Shin
GLOBECOM
2010
IEEE
13 years 2 months ago
Space-Time Network Codes Utilizing Transform-Based Coding
Abstract-- Cooperative communications can be used to improve communication reliability. However, the transmissions from different relaying nodes result in a great challenge in prac...
Hung-Quoc Lai, Zhenzhen Gao, K. J. Ray Liu
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
13 years 8 months ago
Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures
Latency-insensitive systems were recently proposed by Carloni et al. as a correct-by-construction methodology for single-clock system-on-a-chip (SoC) design using predesigned IP b...
Montek Singh, Michael Theobald