Sciweavers

78 search results - page 16 / 16
» Instruction Cache Fetch Policies for Speculative Execution
Sort
View
SP
2010
IEEE
158views Security Privacy» more  SP 2010»
13 years 8 months ago
Tamper Evident Microprocessors
Abstract—Most security mechanisms proposed to date unquestioningly place trust in microprocessor hardware. This trust, however, is misplaced and dangerous because microprocessors...
Adam Waksman, Simha Sethumadhavan
VEE
2009
ACM
107views Virtualization» more  VEE 2009»
13 years 11 months ago
Architectural support for shadow memory in multiprocessors
Runtime monitoring support serves as a foundation for the important tasks of providing security, performing debugging, and improving performance of applications. Often runtime mon...
Vijay Nagarajan, Rajiv Gupta
CF
2006
ACM
13 years 10 months ago
Dynamic thread assignment on heterogeneous multiprocessor architectures
In a multi-programmed computing environment, threads of execution exhibit different runtime characteristics and hardware resource requirements. Not only do the behaviors of distin...
Michela Becchi, Patrick Crowley