Sciweavers

6 search results - page 1 / 2
» Interconnect thermal modeling for determining design limits ...
Sort
View
ISPD
1999
ACM
69views Hardware» more  ISPD 1999»
13 years 9 months ago
Interconnect thermal modeling for determining design limits on current density
Danqing Chen, Erhong Li, Elyse Rosenbaum, Sung-Mo ...
ISLPED
2009
ACM
110views Hardware» more  ISLPED 2009»
13 years 11 months ago
SOI, interconnect, package, and mainboard thermal characterization
This paper presents an evaluation to determine the importance of the accurate thermal characterization for several elements of a semiconductor device. Specifically, it evaluates ...
Joseph Nayfach-Battilana, Jose Renau
ICCAD
2001
IEEE
100views Hardware» more  ICCAD 2001»
14 years 1 months ago
Coupled Analysis of Electromigration Reliability and Performance in ULSI Signal Nets
In deep submicron VLSI circuits, interconnect reliability due to electromigration and thermal effects is fast becoming a serious design issue particularly for long signal lines. T...
Kaustav Banerjee, Amit Mehrotra
VLSID
2009
IEEE
144views VLSI» more  VLSID 2009»
14 years 5 months ago
Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications
The current paradigm of using Cu interconnects for on-chip global communication is rapidly becoming a serious performance bottleneck in ultra-deep submicron (UDSM) technologies. C...
Sudeep Pasricha, Nikil Dutt, Fadi J. Kurdahi
VLSID
2000
IEEE
102views VLSI» more  VLSID 2000»
13 years 9 months ago
Inductance Characterization of Small Interconnects Using Test-Signal Method
The test signal method can be used to measure and model inductance parameters (self and mutual) of a very small interconnect especially in highdensity IC’s by using a test signa...
Jeegar Tilak Shah, Madhav P. Desai, Sugata Sanyal