Sciweavers

4854 search results - page 970 / 971
» It's the Programming, Stupid
Sort
View
CN
2002
77views more  CN 2002»
13 years 5 months ago
Architecture of a Web server accelerator
We describe the design, implementation and performance of a high-performance Web server accelerator which runs on an embedded operating system and improves Web server performance ...
Junehwa Song, Arun Iyengar, Eric Levy-Abegnoli, Da...
ISCA
2011
IEEE
238views Hardware» more  ISCA 2011»
12 years 9 months ago
Rebound: scalable checkpointing for coherent shared memory
As we move to large manycores, the hardware-based global checkpointing schemes that have been proposed for small shared-memory machines do not scale. Scalability barriers include ...
Rishi Agarwal, Pranav Garg, Josep Torrellas
EUROSYS
2011
ACM
12 years 9 months ago
Finding complex concurrency bugs in large multi-threaded applications
Parallel software is increasingly necessary to take advantage of multi-core architectures, but it is also prone to concurrency bugs which are particularly hard to avoid, find, an...
Pedro Fonseca, Cheng Li, Rodrigo Rodrigues
JSS
2011
103views more  JSS 2011»
12 years 8 months ago
XML-manipulating test case prioritization for XML-manipulating services
: A web service may evolve autonomously, making peer web services in the same service composition uncertain as to whether the evolved behaviors are compatible with its original col...
Lijun Mei, W. K. Chan, T. H. Tse, Robert G. Merkel
HIPEAC
2011
Springer
12 years 5 months ago
NoC-aware cache design for multithreaded execution on tiled chip multiprocessors
In chip multiprocessors (CMPs), data accesslatency dependson the memory hierarchy organization, the on-chip interconnect (NoC), and the running workload. Reducing data access late...
Ahmed Abousamra, Alex K. Jones, Rami G. Melhem