20 search results - page 1 / 4 » Low Latency, High Throughput, and Less Complex VLSI Architec... |
IAJIT
2010
13 years 3 months ago
2010
: This paper proposes a pipelined, systolic architecture for two- dimensional discrete Fourier transform computation which is highly concurrent. The architecture consists of two, o...
ICIP
2003
IEEE
14 years 6 months ago
2003
IEEE
The Integer Cosine Transform (ICT) has been shown to be an alternative to the DCT for image processing. This paper presents a parallel-pipelined architecture of an 8x8 ICT(10, 9, ...
IPPS
1998
IEEE
13 years 9 months ago
1998
IEEE
Switch-based interconnects are used in a number of application domains including parallel system interconnects, local area networks, and wide area networks. However, very few swit...
IPPS
2007
IEEE
13 years 11 months ago
2007
IEEE
High-radix switches are desirable building blocks for large computer interconnection networks, because they are more suitable to convert chip I/O bandwidth into low latency and lo...
CCR
2006
13 years 5 months ago
2006
The delay and throughput characteristics of a packet switch depend mainly on the queueing scheme and the scheduling algorithm deployed at the switch. Early research on scheduling ...