20 search results - page 2 / 4 » Low Latency, High Throughput, and Less Complex VLSI Architec... |
FCCM
2009
IEEE
13 years 9 months ago
2009
IEEE
FPGA has long been considered an attractive platform for high performance implementations of string matching. However, as the size of pattern dictionaries continues to grow, such ...
WMPI
2004
ACM
13 years 10 months ago
2004
ACM
This paper discusses die cost vs. performance tradeoffs for a PIM system that could serve as the memory system of a host processor. For an increase of less than twice the cost of ...
FCCM
2004
IEEE
13 years 9 months ago
2004
IEEE
We describe a flexible hardware encoder for regular and irregular low-density parity-check (LDPC) codes. Although LDPC codes achieve achieve better performance and lower decoding ...
VLSID
2006
IEEE
14 years 5 months ago
2006
IEEE
We present a new style of long-distance, on-chip interconnect, based loosely on the asynchronous GasP architecture. It has a number of advantages over conventional designs, the mo...
INFOCOM
2006
IEEE
13 years 11 months ago
2006
IEEE
— We present Sieve – an infrastructure for fast content-based data distribution to interested users. The ability of Sieve to filter and forward high-bandwidth data streams ste...