Sciweavers

7 search results - page 2 / 2
» Low-Power Twiddle Factor Unit for FFT Computation
Sort
View
IPPS
1996
IEEE
13 years 10 months ago
A New Approach to Pipeline FFT Processor
A new VLSI architecture for real-time pipeline FFT processor is proposed. A hardware oriented radix-22 algorithm is derived by integrating a twiddle factor decomposition technique ...
Shousheng He, Mats Torkelson
ISLPED
2000
ACM
107views Hardware» more  ISLPED 2000»
13 years 10 months ago
Low power mixed analog-digital signal processing
The power consumption of mixed-signal systems featured by an analog front-end, a digital back-end, and with signal processing tasks that can be computed with multiplications and a...
Mattias Duppils, Christer Svensson