Sciweavers

6 search results - page 2 / 2
» Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Sort
View
ISQED
2007
IEEE
136views Hardware» more  ISQED 2007»
13 years 11 months ago
Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS
Straining of silicon improves mobility of carriers resulting in speed enhancement for transistors in CMOS technology. Traditionally, silicon straining is applied in a similar ad-h...
Rajani Kuchipudi, Hamid Mahmoodi