Sciweavers

43 search results - page 7 / 9
» Mashup Model and Verification Using Mashup Processing Networ...
Sort
View
DATE
2004
IEEE
130views Hardware» more  DATE 2004»
13 years 9 months ago
Utilizing Formal Assertions for System Design of Network Processors
System level modeling with executable languages such as C/C++ has been crucial in the development of large electronic systems from general processors to application specific desig...
Xi Chen, Yan Luo, Harry Hsieh, Laxmi N. Bhuyan, Fe...
ICIP
1998
IEEE
14 years 7 months ago
A Neural Network based Scheme for Unsupervised Video Object Segmentation
In this paper, we proposed a neural network based scheme for performing unsupervised video object segmentation, especially for videophone or videoconferencing applications. The pr...
Anastasios D. Doulamis, Nikolaos D. Doulamis, Stef...
SIGSOFT
2008
ACM
14 years 6 months ago
Predicting failures with developer networks and social network analysis
Software fails and fixing it is expensive. Research in failure prediction has been highly successful at modeling software failures. Few models, however, consider the key cause of ...
Andrew Meneely, Laurie Williams, Will Snipes, Jaso...
DATE
2006
IEEE
101views Hardware» more  DATE 2006»
13 years 11 months ago
Design with race-free hardware semantics
Most hardware description languages do not enforce determinacy, meaning that they may yield races. Race conditions pose a problem for the implementation, verification, and validat...
Patrick Schaumont, Sandeep K. Shukla, Ingrid Verba...
TC
2008
13 years 5 months ago
Implementing Synchronous Models on Loosely Time Triggered Architectures
Synchronous systems offer clean semantics and an easy verification path at the expense of often inefficient implementations. Capturing design specifications as synchronous models a...
Stavros Tripakis, Claudio Pinello, Albert Benvenis...