Sciweavers

7 search results - page 2 / 2
» Measuring the gap between FPGAs and ASICs
Sort
View
MICRO
2010
IEEE
173views Hardware» more  MICRO 2010»
13 years 2 months ago
Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?
To extend the exponential performance scaling of future chip multiprocessors, improving energy efficiency has become a first-class priority. Single-chip heterogeneous computing ha...
Eric S. Chung, Peter A. Milder, James C. Hoe, Ken ...
FPGA
2001
ACM
123views FPGA» more  FPGA 2001»
13 years 9 months ago
Mixing buffers and pass transistors in FPGA routing architectures
The routing architecture of an FPGA consists of the length of the wires, the type of switch used to connect wires (buffered, unbuffered, fast or slow) and the topology of the inte...
Mike Sheng, Jonathan Rose