Sciweavers

102 search results - page 1 / 21
» Memory Interfacing and Instruction Specification for Reconfi...
Sort
View
FPL
2000
Springer
143views Hardware» more  FPL 2000»
13 years 8 months ago
Memory Access Schemes for Configurable Processors
Abstract. This work discusses the Memory Architecture for Reconfigurable Computers (MARC), a scalable, device-independent memory interface that supports both irregular (via configu...
Holger Lange, Andreas Koch
DATE
2009
IEEE
139views Hardware» more  DATE 2009»
13 years 11 months ago
Cross-architectural design space exploration tool for reconfigurable processors
—Processors that deploy fine-grained reconfigurable fabrics to implement application-specific accelerators ondemand obtained significant attention within the last decade. They tr...
Lars Bauer, Muhammad Shafique, Jörg Henkel
DATE
2006
IEEE
195views Hardware» more  DATE 2006»
13 years 10 months ago
Application specific instruction processor based implementation of a GNSS receiver on an FPGA
In this paper the concept of a reconfigurable hardware macro to be used as a generic building block in lowpower, low-cost SoC for multioperable GNSS positioning is described, feat...
Götz Kappen, Tobias G. Noll
ASPDAC
2000
ACM
157views Hardware» more  ASPDAC 2000»
13 years 8 months ago
An application specific Java processor with reconfigurabilities
The paper presents an application specific Java processor including reconfigurabilities, which is a DLX like pipeline processor with 5 stages and executes Java byte codes directly....
Shinji Kimura, Hiroyuki Kida, Kazuyoshi Takagi, Ta...