Sciweavers

2 search results - page 1 / 1
» Memory management in NUMA multicore systems: trapped between...
Sort
View
IWMM
2011
Springer
270views Hardware» more  IWMM 2011»
12 years 7 months ago
Memory management in NUMA multicore systems: trapped between cache contention and interconnect overhead
Multiprocessors based on processors with multiple cores usually include a non-uniform memory architecture (NUMA); even current 2-processor systems with 8 cores exhibit non-uniform...
Zoltan Majo, Thomas R. Gross
ISCA
2007
IEEE
143views Hardware» more  ISCA 2007»
13 years 11 months ago
Performance pathologies in hardware transactional memory
Hardware Transactional Memory (HTM) systems reflect choices from three key design dimensions: conflict detection, version management, and conflict resolution. Previously propos...
Jayaram Bobba, Kevin E. Moore, Haris Volos, Luke Y...