Sciweavers

2 search results - page 1 / 1
» Minimizing test power in SRAM through reduction of pre-charg...
Sort
View
DATE
2006
IEEE
73views Hardware» more  DATE 2006»
13 years 11 months ago
Minimizing test power in SRAM through reduction of pre-charge activity
In this paper we analyze the test power of SRAM memories and demonstrate that the full functional precharge activity is not necessary during test mode because of the predictable a...
Luigi Dilillo, Paul M. Rosinger, Bashir M. Al-Hash...
ICCAD
2007
IEEE
135views Hardware» more  ICCAD 2007»
14 years 1 months ago
A selective pattern-compression scheme for power and test-data reduction
— This paper proposes a selective pattern-compression scheme to minimize both test power and test data volume during scan-based testing. The proposed scheme will selectively supp...
Chia-Yi Lin, Hung-Ming Chen