Sciweavers

78 search results - page 16 / 16
» Modeling QCA for area minimization in logic synthesis
Sort
View
EMNETS
2007
13 years 9 months ago
SeeDTV: deployment-time validation for wireless sensor networks
Deployment of a wireless sensor network (WSN) system is a critical step because theoretical models and assumptions often differ from real environmental characteristics and perform...
H. Liu, Leo Selavo, John A. Stankovic
ASE
2005
137views more  ASE 2005»
13 years 5 months ago
Rewriting-Based Techniques for Runtime Verification
Techniques for efficiently evaluating future time Linear Temporal Logic (abbreviated LTL) formulae on finite execution traces are presented. While the standard models of LTL are i...
Grigore Rosu, Klaus Havelund
DAC
2009
ACM
14 years 6 months ago
Analysis and mitigation of process variation impacts on Power-Attack Tolerance
Embedded cryptosystems show increased vulnerabilities to implementation attacks such as power analysis. CMOS technology trends are causing increased process variations which impac...
Lang Lin, Wayne P. Burleson