Sciweavers

11 search results - page 1 / 3
» Modeling and Analysis of the AMBA Bus Using CSP and B
Sort
View
WOTUG
2007
13 years 6 months ago
Modeling and Analysis of the AMBA Bus Using CSP and B
Abstract. In this paper, we present a formal model and analysis of the AMBA Advanced High-performance Bus (AHB) on-chip bus. The model is given in CSP B—an integration of the pro...
Alistair A. McEwan, Steve Schneider
CONCURRENCY
2010
104views more  CONCURRENCY 2010»
13 years 5 months ago
Modelling and analysis of the AMBA bus using CSP and B
Alistair A. McEwan, Steve Schneider
DATE
2006
IEEE
147views Hardware» more  DATE 2006»
13 years 11 months ago
Quantitative analysis of transaction level models for the AMBA bus
The increasing complexity of embedded systems pushes system designers to higher levels of abstraction. Transaction Level Modeling (TLM) has been proposed to model ation in systems...
Gunar Schirner, Rainer Dömer
DATE
2005
IEEE
164views Hardware» more  DATE 2005»
13 years 7 months ago
Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture
Transaction Level Modeling (TLM) approach is used to meet the simulation speed as well as cycle accuracy for large scale SoC performance analysis. We implemented a transaction-lev...
Young-Taek Kim, Taehun Kim, Youngduk Kim, Chulho S...
DAC
2007
ACM
14 years 6 months ago
An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration
The bus tracing is used to catch related signals for further investigation and analysis. However, the trace size of cycleaccurate tracing is large and the trace cycle is shallow u...
Chung-Fu Kao, Ing-Jer Huang, Chi-Hung Lin