Sciweavers

3 search results - page 1 / 1
» Multi-Output Timed Shannon Circuits
Sort
View
ISVLSI
2002
IEEE
116views VLSI» more  ISVLSI 2002»
13 years 9 months ago
Multi-Output Timed Shannon Circuits
Timed Shannon circuits have been proposed as a synthesis approach for a low power optimization technique at the logic level since overall circuit switching probabilities may be re...
Mitchell A. Thornton, Rolf Drechsler, D. Michael M...
ATS
2005
IEEE
139views Hardware» more  ATS 2005»
13 years 10 months ago
Shannon Expansion Based Supply-Gated Logic for Improved Power and Testability
— Structural transformation of a design to enhance its testability while satisfying design constraints on power and performance, can result in improved test cost and test confid...
Swaroop Ghosh, Swarup Bhunia, Kaushik Roy
EUSFLAT
2003
131views Fuzzy Logic» more  EUSFLAT 2003»
13 years 6 months ago
From communication networks to fuzzy sets
In 1931 and 1935, Ernst Adolph Guillemin, professor of electrical engineering at Masachusetts Institute of Technology (MIT), published the two volumes of his book “Communication...
Rudolf Seising