Sciweavers

15 search results - page 3 / 3
» Multilevel Hypergraph Partitioning: Application in VLSI Doma...
Sort
View
FCCM
2002
IEEE
171views VLSI» more  FCCM 2002»
13 years 10 months ago
Coarse-Grain Pipelining on Multiple FPGA Architectures
Reconfigurable systems, and in particular, FPGA-based custom computing machines, offer a unique opportunity to define application-specific architectures. These architectures offer...
Heidi E. Ziegler, Byoungro So, Mary W. Hall, Pedro...
CCS
2008
ACM
13 years 7 months ago
A security architecture for transient trust
In extraordinary situations, certain individuals may require access to information for which they are not normally authorized. For example, to facilitate rescue of people trapped ...
Cynthia E. Irvine, Timothy E. Levin, Paul C. Clark...
FCCM
1999
IEEE
146views VLSI» more  FCCM 1999»
13 years 10 months ago
Sepia: Scalable 3D Compositing Using PCI Pamette
We have implemented an image combining architecture that allows distributed rendering of a partitioned data set at interactive rates. The architecture achieves real-time frame rat...
Laurent Moll, Mark Shand, Alan Heirich
VLSID
2009
IEEE
177views VLSI» more  VLSID 2009»
14 years 6 months ago
Accelerating System-Level Design Tasks Using Commodity Graphics Hardware: A Case Study
Many system-level design tasks (e.g. timing analysis, hardware/software partitioning and design space exploration) involve computational kernels that are intractable (usually NP-ha...
Unmesh D. Bordoloi, Samarjit Chakraborty
DAC
1999
ACM
14 years 6 months ago
Effective Iterative Techniques for Fingerprinting Design IP
While previous watermarking-based approaches to intellectual property protection (IPP) have asymmetrically emphasized the IP provider's rights, the true goal of IPP is to ens...
Andrew E. Caldwell, Hyun-Jin Choi, Andrew B. Kahng...