Sciweavers

18 search results - page 3 / 4
» Multiplexer restructuring for FPGA implementation cost reduc...
Sort
View
TVLSI
2008
149views more  TVLSI 2008»
13 years 5 months ago
Architectural Modifications to Enhance the Floating-Point Performance of FPGAs
With the density of FPGAs steadily increasing, FPGAs have reached the point where they are capable of implementing complex floating-point applications. However, their general-purpo...
Michael J. Beauchamp, Scott Hauck, Keith D. Underw...
DATE
2000
IEEE
136views Hardware» more  DATE 2000»
13 years 10 months ago
Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing
This paper presents a single chip implementation of a space-time algorithm for co-channel interference (CCI) and intersymbol interference (ISI) reduction in GSM/DCS systems. The t...
U. Girola, A. Picciriello, D. Vincenzoni
FPGA
2005
ACM
95views FPGA» more  FPGA 2005»
13 years 11 months ago
The Stratix II logic and routing architecture
This paper describes the Altera Stratix II™ logic and routing architecture. This architecture features a novel adaptive logic module (ALM) that is based on a 6-LUT, but can be p...
David M. Lewis, Elias Ahmed, Gregg Baeckler, Vaugh...
COMSNETS
2012
297views more  COMSNETS 2012»
12 years 1 months ago
Optimizing cloud resources for delivering IPTV services through virtualization
—Virtualized cloud-based services can take advantage of statistical multiplexing across applications to yield significant cost savings to the operator. However, achieving simila...
Vaneet Aggarwal, Vijay Gopalakrishnan, Rittwik Jan...
ICCAD
2006
IEEE
127views Hardware» more  ICCAD 2006»
14 years 2 months ago
Platform-based resource binding using a distributed register-file microarchitecture
Behavior synthesis and optimization beyond the register transfer level require an efficient utilization of the underlying platform features. This paper presents a platform-based ...
Jason Cong, Yiping Fan, Wei Jiang