Sciweavers

130 search results - page 2 / 26
» Networks on Chips: from research to products
Sort
View
ISVLSI
2008
IEEE
173views VLSI» more  ISVLSI 2008»
13 years 11 months ago
Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques
The evolution of deep submicron technologies allows the development of increasingly complex Systems on a Chip (SoC). However, this evolution is rendering less viable some well-est...
Julian J. H. Pontes, Matheus T. Moreira, Rafael So...
DATE
2005
IEEE
117views Hardware» more  DATE 2005»
13 years 10 months ago
A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips
As Moore’s Law continues to fuel the ability to build ever increasingly complex system-on-chips (SoCs), achieving performance goals is rising as a critical challenge to completi...
Wolf-Dietrich Weber, Joe Chou, Ian Swarbrick, Drew...
JOI
2010
130views more  JOI 2010»
13 years 3 months ago
Diffusion of latent semantic analysis as a research tool: A social network analysis approach
Latent Semantic Analysis (LSA) is a relatively new research tool with a wide range of applications in different fields ranging from discourse analysis to cognitive science, from i...
Yasar Tonta, Hamid R. Darvish
ISVLSI
2002
IEEE
109views VLSI» more  ISVLSI 2002»
13 years 9 months ago
A Network on Chip Architecture and Design Methodology
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NO...
Shashi Kumar, Axel Jantsch, Mikael Millberg, Johnn...
DSD
2006
IEEE
131views Hardware» more  DSD 2006»
13 years 8 months ago
Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip
Abstract-- Networks-on-Chip will serve as the central integration platform in future complex SoC designs, composed of a large number of heterogeneous processing resources. Most res...
Christian Neeb, Norbert Wehn