Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip

Abstract-- Networks-on-Chip will serve as the central integration platform in future complex SoC designs, composed of a large number of heterogeneous processing resources. Most researchers advocate the use of traditional regular networks like meshes, tori or trees as architectural templates which gained a high popularity in general-purpose parallel computing. However, most SoC platforms are special-purpose tailored to the domain-specific requirements of their application. They are usually built from a large diversity of heterogeneous components which communicate in a very specific, mostly irregular way. In this work, we propose a methodology for the design of customized irregular networks-on-chip, called INoC. We take advantage of a priori knowledge of the applications communication characteristic to generate an optimized network topology and routing algorithm. We show that customized irregular networks are clearly superior to traditional regular architectures in terms of performance a...

• Type: Conference
• Year: 2006
• Where: DSD
• Authors: Christian Neeb, Norbert Wehn
• Keywords: DSD 2006, Future Complex Soc, Hardware, Heterogeneous Processing Resources, Traditional Regular Networks