Sciweavers

129 search results - page 2 / 26
» Novel Design Methodology for High-Performance XOR-XNOR Circu...
Sort
View
ISQED
2000
IEEE
136views Hardware» more  ISQED 2000»
13 years 9 months ago
A Layout Approach for Electrical and Physical Design Integration of High-Performance Analog Circuits
This paper presents a layout generation tool that aims to reduce the gap between electrical sizing and physical realization of high performance analog circuits. The procedural lay...
Mohamed Dessouky, Marie-Minerve Louërat
DATE
2000
IEEE
97views Hardware» more  DATE 2000»
13 years 9 months ago
Layout-Oriented Synthesis of High Performance Analog Circuits
This paper presents a methodology towards synthesis of high performance analog circuits. Layout parasitics are estimated and compensated during circuit sizing. Physical layout con...
Mohamed Dessouky, Marie-Minerve Louërat, Jack...
TVLSI
2010
13 years 22 hour ago
A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates
Dynamic gates have been excellent choice in the design of high-performance modules in modern microprocessors. The only limitation of dynamic gates is their relatively low noise mar...
Hamed F. Dadgour, Kaustav Banerjee
DAC
1994
ACM
13 years 9 months ago
The Design of High-Performance Microprocessors at Digital
Today's high-performance single-chip CMOS microprocessors are the most complex and challenging chip designs ever implemented. To stay on the leading edge, Digital's micro...
Thomas F. Fox
MICRO
2003
IEEE
152views Hardware» more  MICRO 2003»
13 years 10 months ago
A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor
Single-event upsets from particle strikes have become a key challenge in microprocessor design. Techniques to deal with these transient faults exist, but come at a cost. Designers...
Shubhendu S. Mukherjee, Christopher T. Weaver, Joe...