Sciweavers

58 search results - page 12 / 12
» Oblivious Parallel RAM and Applications
Sort
View
MICRO
2005
IEEE
136views Hardware» more  MICRO 2005»
13 years 11 months ago
Automatic Thread Extraction with Decoupled Software Pipelining
Until recently, a steadily rising clock rate and other uniprocessor microarchitectural improvements could be relied upon to consistently deliver increasing performance for a wide ...
Guilherme Ottoni, Ram Rangan, Adam Stoler, David I...
JPDC
2000
141views more  JPDC 2000»
13 years 5 months ago
A System for Evaluating Performance and Cost of SIMD Array Designs
: SIMD arrays are likely to become increasingly important as coprocessors in domain specific systems as architects continue to leverage RAM technology in their design. The problem ...
Martin C. Herbordt, Jade Cravy, Renoy Sam, Owais K...
BMCBI
2008
99views more  BMCBI 2008»
13 years 5 months ago
Ranking analysis of F-statistics for microarray data
Background: Microarray technology provides an efficient means for globally exploring physiological processes governed by the coordinated expression of multiple genes. However, ide...
Yuan-De Tan, Myriam Fornage, Hongyan Xu