2 search results - page 1 / 1 » On Modeling and Testing of Lithography Related Open Faults i... |
DATE
2008
IEEE
13 years 11 months ago
2008
IEEE
VTS
1996
IEEE
13 years 8 months ago
1996
IEEE
In this paper we investigate optimal voltage testing approaches for physically-based faults in CMOS circuits. We describe the general nature of the problem and then focus on two f...