Sciweavers

51 search results - page 11 / 11
» On Programmable Memory Built-In Self Test Architectures
Sort
View
NOCS
2009
IEEE
13 years 11 months ago
A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network
This paper presents a many-core heterogeneous computational platform that employs a GALS compatible circuit-switched on-chip network. The platform targets streaming DSP and embedd...
Anh T. Tran, Dean Truong, Bevan M. Baas