Sciweavers

88 search results - page 18 / 18
» On load latency in low-power caches
Sort
View
IEEEPACT
2005
IEEE
13 years 10 months ago
Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver significantly improved system throughput, single-thr...
Huiyang Zhou
SC
2003
ACM
13 years 10 months ago
Remote Visualization by Browsing Image Based Databases with Logistical Networking
The need to provide remote visualization of large datasets with adequate levels of quality and interactivity has become a major impediment to distributed collaboration in Computat...
Jin Ding, Jian Huang, Micah Beck, Shaotao Liu, Ter...
INFOCOM
1998
IEEE
13 years 9 months ago
Active Reliable Multicast
Abstract--This paper presents a novel loss recovery scheme, Active Reliable Multicast (ARM), for large-scale reliable multicast. ARM is "active" in that routers in the mu...
Li-Wei H. Lehman, Stephen J. Garland, David L. Ten...