Search Sciweavers | Sciweavers

20 search results - page 2 / 4

» On process-algebraic verification of asynchronous circuits

click to vote

ASYNC
1999
IEEE

110views Hardware» more ASYNC 1999»

Verification of Delayed-Reset Domino Circuits Using ATACS

13 years 9 months ago

Download www.async.ece.utah.edu

This paper discusses the application of the timing analysis tool ATACS to the high performance, self-resetting and delayed-reset domino circuits being designed at IBM's Austi...

Wendy Belluomini, Chris J. Myers, H. Peter Hofstee

claim paper

Read More »

click to vote

ASYNC
2007
IEEE

161views Hardware» more ASYNC 2007»

Gate-level modelling and verification of asynchronous circuits using CSPM and FDR

13 years 11 months ago

Download conferences.computer.org

Mark B. Josephs

claim paper

Read More »

click to vote

PRDC
2002
IEEE

97views Applied Computing» more PRDC 2002»

Level Oriented Formal Model for Asynchronous Circuit Verification and its Efficient Analysis Method

13 years 9 months ago

Download www.async.ece.utah.edu

Tomoya Kitai, Yusuke Oguro, Tomohiro Yoneda, Eric ...

claim paper

Read More »

click to vote

CAV
1995
Springer

95views Hardware» more CAV 1995»

Trace Theoretic Verification of Asynchronous Circuits Using Unfoldings

13 years 8 months ago

Download www.cadence.com

Kenneth L. McMillan

claim paper

Read More »

click to vote

AC
2002
Springer

94views Software Engineering» more AC 2002»

Timed Verification of Asynchronous Circuits

13 years 4 months ago

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers