Sciweavers

3 search results - page 1 / 1
» On the Implementation of a Low-Power IEEE 802.11a Compliant ...
Sort
View
VLSID
2006
IEEE
170views VLSI» more  VLSID 2006»
14 years 5 months ago
On the Implementation of a Low-Power IEEE 802.11a Compliant Viterbi Decoder
This article describes a standard cell based novel implementation of a low-power Viterbi Decoder (VD) targeted for the IEEE 802.11a Wireless LAN system. Multiple clock rates have ...
Koushik Maharatna, Alfonso Troya, Milos Krstic, Ec...
ISCAS
2006
IEEE
113views Hardware» more  ISCAS 2006»
13 years 11 months ago
Low power state-parallel relaxed adaptive Viterbi decoder design and implementation
Abstract— In this paper, we present an algorithm/architecturelevel design solution for implementing state-parallel adaptive Viterbi decoders that, compared with their Viterbi cou...
Fei Sun, Tong Zhang
DATE
2002
IEEE
154views Hardware» more  DATE 2002»
13 years 9 months ago
Low Power Error Resilient Encoding for On-Chip Data Buses
As technology scales toward deep submicron, on-chip interconnects are becoming more and more sensitive to noise sources such as power supply noise, crosstalk, radiation induced ef...
Davide Bertozzi, Luca Benini, Giovanni De Micheli