ISCAS 2006 - PDF Preprint Papers

ISCAS 2006 International Symposium on Circuits and Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISCAS-2006 Paper

click to vote

ISCAS
2006
IEEE

222views Hardware» more ISCAS 2006»

Texture image retrieval using complex directional filter bank

13 years 10 months ago

Download www-ee.uta.edu

— In this paper, the shift-invariant complex directional ﬁlter bank (CDFB) is proposed for texture image retrieval. By combining the Laplacian pyramid and the CDFB, a new image...

An P. N. Vo, Truong T. Nguyen, Soontorn Oraintara

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	222	Texture image retrieval using complex directional filter bank	claim
2	214	Multimode digital SMPS controller IC for low-power management	claim
3	206	JPEG2000 image coding system theory and applications	claim
4	205	A CMOS integrated linear voltage-to-pulse-delay-time converter for time based analog-to-digital converters	claim
5	186	An FCC compliant pulse generator for IR-UWB communications	claim
6	186	Adaptive sliding mode control using simple adaptive control for SISO nonlinear systems	claim
7	180	JPWL - an extension of JPEG 2000 for wireless imaging	claim
8	169	An Address-Event Image Sensor Network	claim
9	163	ASIC hardware implementation of the IDEA NXT encryption algorithm	claim
10	162	Combined image signal processing for CMOS image sensors	claim
11	162	Silicon neurons that phase-lock	claim
12	160	Address-event image sensor network	claim
13	157	DCOS: cache embedded switch architecture for distributed shared memory multiprocessor SoCs	claim
14	155	Design and evaluation of steganography for voice-over-IP	claim
15	154	FleXilicon: a reconfigurable architecture for multimedia and wireless communications	claim
16	154	A novel Fisher discriminant for biometrics recognition: 2DPCA plus 2DFLD	claim
17	152	3D integrated sensors in silicon-on-sapphire CMOS	claim
18	150	A character size optimization technique for throughput enhancement of character projection lithography	claim
19	148	DF-DICE: a scalable solution for soft error tolerant circuit design	claim
20	147	Triangular systolic array with reduced latency for QR-decomposition of complex matrices	claim
21	146	XML-based customization along the scalability axes of H.264/AVC scalable video coding	claim
22	146	CMOS image sensor with analog gamma correction using nonlinear single-slope ADC	claim
23	146	Adaptive combined bispectrum-filtering signal processing in radar systems with low SNR	claim
24	145	The wordlength determination problem of linear time invariant systems with multiple outputs - a geometric programming approach	claim
25	144	A VLSI spike-driven dynamic synapse which learns only when necessary	claim
26	143	Dynamic computation in a recurrent network of heterogeneous silicon neurons	claim
27	142	Optimum wire tapering for minimum power dissipation in RLC interconnects	claim
28	142	An efficient texture cache for programmable vertex shaders	claim
29	140	Multilevel flash memory on-chip error correction based on trellis coded modulation	claim
30	138	Detection of on-chip temperature gradient using a 1.5V low power CMOS temperature sensor	claim
31	136	An adaptable foveating vision chip	claim
32	135	A sensor system on chip for wireless microsystems	claim
33	135	Image compression with structure-aware inpainting	claim
34	135	Wide temperature spectrum low leakage dynamic circuit technique for sub-65nm CMOS technologies	claim
35	134	MIMO detection in analog VLSI	claim
36	133	A psychiatric patients tracking system	claim
37	133	Neuronal ion-channel dynamics in silicon	claim
38	132	CMOS voltage-mode analog multiplier	claim
39	132	Fast mesh-based motion estimation employing an embedded block model	claim
40	131	Static generator model for analog power flow computation	claim
41	130	Multi-source multi-path video streaming over wireless mesh networks	claim
42	129	JPEG2000 for digital cinema	claim
43	129	Computing during supply voltage switching in DVS enabled real-time processors	claim
44	129	Circular array based 2D recursive filtering using a spatio-temporal helix transform	claim
45	128	Modeling and verification of high-speed wired links with Verilog-AMS	claim
46	127	On-die decoupling capacitance: frequency domain analysis of activity radius	claim
47	127	Constant transconductance bias circuit with an on-chip resistor	claim
48	124	A 12-bit 300 MHz CMOS DAC for high-speed system applications	claim
49	124	Distributed evidence filtering: the recursive case	claim
50	124	Noise Effects on Performance of Signal Detection in an Analog VLSI Resonate-And Fire Neuron	claim
51	124	Systematic design flow for dynamic data management in visual texture decoder of MPEG-4	claim
52	123	Three-loop temporal interpolation for error concealment of MDC	claim
53	122	Design of a practical scheme for ultra wideband communication	claim
54	122	A new look at reversible memory elements	claim
55	122	256-channel integrated neural interface and spatio-temporal signal processor	claim
56	121	A frequency domain based TEQ design for DSL systems	claim
57	121	Advances in semantic multimedia analysis for personalised content access	claim
58	121	Microelectromechanical systems in 3D SOI-CMOS: sensing electronics embedded in mechanical structures	claim
59	121	Design of a MIMO-OFDM baseband receiver for next-generation wireless LAN	claim
60	120	Fast bit permutation unit for media enhanced microprocessors	claim
61	120	Localization based audio source separation by sub-band beamforming	claim
62	120	Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing	claim
63	119	Localized microarchitecture-level voltage management	claim
64	119	Performance improvement of the H.264/AVC deblocking filter using SIMD instructions	claim
65	119	Using self-organizing maps to control physical robots with omnidirectional drives	claim
66	119	Finite state machine state assignment for area and power minimization	claim
67	119	Scheduling and binding for low gate leakage nanoCMOS datapath circuit synthesis	claim
68	118	An ultra-low power silicon-on-sapphire ADC for energy-scavenging sensors	claim
69	118	Complex network topologies and synchronization	claim
70	118	A robust continuous-time multi-dithering technique for laser communications using adaptive optics	claim
71	117	Embedded image coding using quincunx directional filter bank	claim
72	116	Wavelet based detection of moving tree branches and leaves in video	claim
73	116	Signal processing for brain-computer interface: enhance feature extraction and classification	claim
74	116	Neural network stream processing core (NnSP) for embedded systems	claim
75	116	Underdetermined sparse source separation of convolutive mixtures with observation vector clustering	claim
76	116	An asynchronous delta-sigma converter implementation	claim
77	115	Performance comparison of LDPC-coded FBMC and CP-OFDM in beyond 3G context	claim
78	114	System for deposition and characterization of polypyrrole/gold bilayer hinges	claim
79	114	Characterization of a metastability measurement system	claim
80	113	High speed routing lookup IC design for IPv6	claim
81	113	Low power state-parallel relaxed adaptive Viterbi decoder design and implementation	claim
82	112	Differential and geometric properties of Rayleigh quotients with applications	claim
83	112	A CMOS potentiostat for control of integrated MEMS actuators	claim
84	112	Fine-grain thermal profiling and sensor insertion for FPGAs	claim
85	112	Towards an optimised VLSI design algorithm for the constant matrix multiplication problem	claim
86	112	Inductance extraction for general interconnect structures	claim
87	112	Silicon neurons that inhibit to synchronize	claim
88	111	Spike response properties of an AER EAR	claim
89	111	Charge-pump reducing current mismatch in DLLs and PLLs	claim
90	111	On the design of CMFB transceivers for unknown channels	claim
91	111	CMOS analog iterative decoders using margin propagation circuits	claim
92	110	Network-on-chip link analysis under power and performance constraints	claim
93	109	A bit-serial approximate min-sum LDPC decoder and FPGA implementation	claim
94	109	Adaptive multimedia access: from user needs to semantic personalisation	claim
95	109	Network-on-chip quality-of-service through multiprotocol label switching	claim
96	109	Feature-oriented multiple description image coding	claim
97	109	Dependence of LC VCO oscillation frequency on bias current	claim
98	108	An optimal normal basis elliptic curve cryptoprocessor for inductive RFID application	claim
99	108	Design methodology for global resonant H-tree clock distribution networks	claim
100	108	DSP engine design for LINC wireless transmitter systems
101	108	Design of optimal quincunx filter banks for image coding	claim
102	108	A low complexity hardware architecture for motion estimation	claim
103	107	A versatile computation module for adaptable multimedia processors	claim
104	107	Design and implementation of content-adaptive background skipping for wireless video	claim
105	107	A CMOS image sensor for low light applications	claim
106	107	Impulse noise detector using mathematical morphology	claim
107	107	Assessment of probability density estimation methods: Parzen window and finite Gaussian mixtures	claim
108	106	Integrating observability don't cares in all-solution SAT solvers	claim
109	106	An efficient SNR scalability coding framework hybrid open-close loop FGS coding	claim
110	106	A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time	claim
111	106	Mismatch compensation techniques using random data for time-interleaved A/D converters	claim
112	106	A novel approach to L2-sensitivity minimization of digital filters subject to L2-scaling constraints	claim
113	105	Lossless multi-channel EEG compression	claim
114	105	Analysis and modeling of jitter and frequency tolerance in gated oscillator based CDRs	claim
115	105	A new Spice-oriented frequency-domain optimization technique	claim
116	105	A CMOS contact imager for locating individual cells	claim
117	104	Average lengths of wire routing under M-architecture and X-architecture	claim
118	104	Performance of time-frequency localized and frequency selective filter banks in multicarrier systems	claim
119	103	Towards autonomous adaptive behavior in a bio-inspired CNN-controlled robot	claim
120	103	A broadband indirect-feedback power-to-current LNA	claim
121	103	A high-speed low-energy dynamic PLA using an input-isolation scheme	claim
122	103	A low-power geometric mapping co-processor for high-speed graphics application	claim
123	103	A neural model for sonar-based navigation in obstacle fields	claim
124	102	A fast dual-field modular arithmetic logic unit and its hardware implementation	claim
125	102	On-chip bidirectional transceiver	claim
126	102	Eigenvector algorithms using reference signals for blind source separation of instantaneous mixtures	claim
127	102	A low power merge cell processor for real-time spike sorting in implantable neural prostheses	claim
128	102	FPGA-based architecture for real-time IP video and image compression	claim
129	101	A cost-effective reconfigurable accelerator for platform-based SOC design	claim
130	101	Bidirectional conversion to minimum signed-digit representation	claim
131	101	Neuromimetic ICs and system for parameters extraction in biological neuron models	claim
132	100	Power system on a chip (PSoC)	claim
133	100	Unequal authenticity protection (UAP) for rate-distortion-optimized secure streaming of multimedia over wireless networks	claim
134	100	Dynamic control of spinal locomotion circuits	claim
135	100	Decoders for low-density parity-check convolutional codes with large memory	claim
136	99	Image sensor with focal plane extraction of polarimetric information	claim
137	99	MIMO interconnects order reductions by using the global Arnoldi algorithm	claim
138	99	High-rate quasi-cyclic LDPC codes for magnetic recording channel with low error floor	claim
139	98	Second order dynamic element matching technique for low oversampling delta sigma ADC	claim
140	98	The emerging JPEG-2000 security (JPSEC) standard	claim
141	98	LNA design for on-chip RF test	claim
142	98	Effects of crosstalk noise on H-tree clock distribution networks	claim
143	98	Towards rate-distortion tradeoff in real-time color video coding	claim
144	98	Electron counting based high-radix multiplication in single electron tunneling technology	claim
145	98	The effect of switch resistance on pipelined ADC MDAC settling time	claim
146	97	Supercritical stability in a sonar receiver circuit	claim
147	97	A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264	claim
148	96	In-scale motion aligned temporal filtering	claim
149	96	Approximately linear-phase recursive digital filters with variable magnitude characteristics	claim
150	96	Frame-level data reuse for motion-compensated temporal filtering	claim
151	96	On the initialization of the DNMF algorithm	claim
152	95	Generating multi-scroll chaotic attractors via threshold control	claim
153	95	Low-latency, HDL-synthesizable dynamic clock frequency controller with self-referenced hybrid clocking	claim
154	95	Vertex cache of programmable geometry processor for mobile multimedia application	claim
155	94	Relaxed tree search MIMO signal detection algorithm design and VLSI implementation	claim
156	94	Implementation of digital IQ imbalance compensation in OFDM WLAN receivers	claim
157	94	On the sensitivity of BDDs with respect to path-related objective functions	claim
158	93	A one-shot projection method for interconnects with process variations	claim
159	93	Radial distribution power flow studies in a remotely distributed environment	claim
160	93	Discontinuity-induced bifurcations in TCP/RED communication algorithms	claim
161	93	A low-power clock frequency multiplier	claim
162	93	Phase-tracking loop based on delta-sigma oversampling architecture	claim
163	92	The optimal MAC layer for low-power UWB is non-coordinated	claim
164	92	Time-sliding suboptimal regulation of bilinear interconnected systems	claim
165	92	Model of a true random number generator aimed at cryptographic applications	claim
166	91	DSP architecture for cochlear implants	claim
167	91	Average rate behavior for cooperative diversity in wireless networks	claim
168	90	A novel ternary more, less and equality circuit using recharged semi-floating gate devices	claim
169	90	Feature competition in a spike-based winner-take-all VLSI network	claim
170	90	Quality-biased rate allocation for compound image coding with block classification	claim
171	90	Phase measurement and adjustment of digital signals using random sampling technique	claim
172	90	On flash A/D-converters with low-precision comparators	claim
173	88	Application of fluid time hopping coding to multiple access in ultra wide band sensor networks	claim
174	88	An aVLSI recurrent network of spiking neurons with reconfigurable and plastic synapses	claim
175	88	SiP integration of intelligent, adaptive, self-sustaining power management solutions for portable applications	claim
176	87	Effect of nonlinearity in the CMFB circuit that uses the differential-difference amplifier	claim
177	87	A generalized deterministic algorithm for blind channel identification with filter bank precoders	claim
178	87	NoC monitoring: impact on the design flow	claim
179	87	Error-resilience transcoding using content-aware intra-refresh based on profit tracing	claim
180	86	Fast timing analysis of plane circuits via two-layer CNN-based modeling	claim
181	85	Effective tunneling capacitance: a new metric to quantify transient gate leakage current	claim
182	85	Digital phase-shift modulation for an isolation buffer in silicon-on-sapphire CMOS	claim
183	85	Low-power Q-enhancement for parallel LC tanks	claim
184	85	Power-adaptive operational amplifier with positive-feedback self biasing	claim
185	85	Analog frequency response measurement in mixed-signal systems	claim
186	84	Transmission line based FIR structures for high speed adaptive equalization	claim
187	84	Power supply variation effects on timing characteristics of clocked registers	claim
188	84	Programmable synaptic weights for an aVLSI network of spiking neurons	claim
189	84	One-dimensional interpolation based channel estimation for mobile DVB-H reception	claim
190	83	Performance-driven crosstalk elimination at post-compiler level	claim
191	83	Nonylphenol biodegradation kinetics estimation using neural networks	claim
192	82	Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing	claim
193	82	Time-interleaved analog-to-digital converters: status and future directions	claim
194	81	Digit-serial/parallel multipliers with improved throughput and latency	claim
195	81	Equivalent output-filtering using fast QRD-RLS algorithm for burst-type training applications	claim
196	81	Fully programmable bias current generator with 24 bit resolution per bias	claim
197	81	Fast word-level power models for synthesis of FPGA-based arithmetic	claim
198	80	A fast state-space algorithm to estimate harmonic distortion in fully differential weakly nonlinear Gm-C filters	claim
199	80	Fundamental limitations of continuous-time delta-sigma modulators due to clock jitter	claim
200	79	Spike timing dependent adaptation for mismatch compensation	claim
201	79	Chip-scale magnetic sensing and control of nanoparticles and nanorods	claim
202	79	A low-power 64-point FFT/IFFT design for IEEE 802.11a WLAN application	claim
203	78	A low power SoC bus with low-leakage and low-swing technique	claim
204	77	Design and implementation of multi-directional grid multi-torus chaotic attractors	claim
205	77	Modeling orientation selectivity using a neuromorphic multi-chip system	claim
206	77	Electro-chemical multi-channel integrated neural interface technologies	claim
207	77	A parallel search algorithm for CLNS addition optimization	claim
208	77	A quadrature sinusoidal oscillator with phase-preserving linear frequency control and independent static amplitude control	claim
209	76	High-gain and high-bandwidth rail-to-rail operational amplifier with slew rate boost circuit	claim
210	76	Adding selective enhancement in scalable video coding for region-of-interest functionality	claim
211	76	Flexible hardware architectures for curve-based cryptography	claim
212	75	Gramian-preserving frequency transformation for linear continuous-time state-space systems	claim
213	74	Low-power hybrid turbo decoding based on reverse calculation	claim
214	74	NIUGAP: low latency network interface architecture with Gray code for networks-on-chip	claim
215	73	Rate-distortion optimization for fast hierarchical B-picture transcoding	claim
216	72	On the two-dimensional orthogonal drawing of series-parallel graphs	claim
217	71	Spectral response improvement of CMOS APS pixel through lateral collection	claim
218	70	A portable all-digital pulsewidth control loop for SOC applications	claim
219	70	Quadrature mismatch shaping with a complex, tree structured DAC	claim
220	70	Power aware learning for class AB analogue VLSI neural network	claim
221	70	A systolic array technique for determining common approximate substrings	claim
222	68	Real-time seizure monitoring and spectral analysis microsystem	claim
223	67	A set-membership NLMS algorithm with time-varying error bound	claim
224	67	A single inductor multiple output converter with adaptive delta current mode control	claim
225	66	Switch synchronizing delayed feedback control for piecewise linear systems	claim
226	66	Competing and accommodating behaviors of peace SOM	claim
227	65	Precoded V-BLAST for ISI MIMO channels	claim
228	65	Symbolic analysis of bifurcations in planar variable structure systems	claim
229	61	A vector quantizer classifier for blind signal to noise ratio estimation of speech signals	claim
230	54	Modeling of switched DC-DC converters by mixed s-z description	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers