Sciweavers

131 search results - page 25 / 27
» On the k-additive Core of Capacities
Sort
View
FCCM
2007
IEEE
122views VLSI» more  FCCM 2007»
13 years 10 months ago
Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing
While medium- and large-sized computing centers have increasingly relied on clusters of commodity PC hardware to provide cost-effective capacity and capability, it is not clear th...
Ron Sass, William V. Kritikos, Andrew G. Schmidt, ...
CODES
2009
IEEE
13 years 9 months ago
Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems
Field-Programmable Gate Arrays (FPGAs) have become promising mapping fabric for the implementation of System-on-Chip (SoC) platforms, due to their large capacity and their enhance...
Vincenzo Rana, Srinivasan Murali, David Atienza, M...
ISMIR
2000
Springer
148views Music» more  ISMIR 2000»
13 years 9 months ago
IR for Contemporary Music: What the Musicologist Needs
Active listening is the core of musical activity Listening does not only concern receiving musical information. On the contrary, it is "active" and based on a set of int...
Alain Bonardi
WSC
2007
13 years 8 months ago
Towards a conceptual framework for visual analytics of time and time-oriented data
Time is an important data dimension with distinct characteristics that is common across many application domains. This demands specialized methods in order to support proper analy...
Wolfgang Aigner, Alessio Bertone, Silvia Miksch, C...
ISCA
2010
IEEE
222views Hardware» more  ISCA 2010»
13 years 8 months ago
Cohesion: a hybrid memory model for accelerators
Two broad classes of memory models are available today: models with hardware cache coherence, used in conventional chip multiprocessors, and models that rely upon software to mana...
John H. Kelm, Daniel R. Johnson, William Tuohy, St...